



# S5400/N7400 SERIES HANDBOOK

S5400J

S5400A

N7400J

N7400A

## PRELIMINARY INFORMATION

- Data Sheets
- Logic Diagrams
- Test Circuits



**SIGNETICS CORPORATION** • 811 EAST ARQUES AVENUE, SUNNYVALE, CALIFORNIA 94086 • TEL: (408) 739-7700 • TWX: (910) 399-9220

A SUBSIDIARY OF CORNING GLASS WORKS

# S5400/N7400

## ABSOLUTE MAXIMUM RATINGS OVER OPERATING FREE-AIR TEMPERATURE RANGE (UNLESS OTHERWISE NOTED)

Supply Voltage $V_{CC}$ (See Note 1)	7V
Input Voltage $V_{IN}$ (See Notes 1 and 2)	5.5V
Operating Free-Air Temperature Range S5400	-55°C to +125°C
N7400	0°C to +70°C
Storage Temperature Range	-65°C to +150°C

## RECOMMENDED OPERATING CONDITIONS

Supply Voltage, $V_{CC}$ (Note 1)	MIN.	NOM.	MAX.	UNITS
S54	4.5	5.0	5.5	V
N74	4.75	5.0	5.25	V
Fan-Out Gates			10	-
Buffer			30	-

## LOGIC DEFINITION

Series 54/74 logic is defined in terms of standard POSITIVE LOGIC using the following definitions:

LOW VOLTAGE = LOGICAL 0  
HIGH VOLTAGE = LOGICAL 1

## INPUT-CURRENT REQUIREMENTS

Each input of the multiple-emitter input transistor requires that no more than -1.6mA flow out of the input at a logical 0 voltage level; therefore, one load ( $N = 1$ ) is -1.6mA maximum. Each input requires current into the input at a logical 1 voltage level. This current is 40 $\mu$ A maximum for each emitter input. Currents into the input terminals are specified as positive values.

## FAN-OUT CAPABILITY

Fan-out reflects the ability of an output to sink current from a number of loads ( $N$ ) at a logical 0 voltage level and to supply current at a logical 1 voltage level. Each standard output is capable of sinking current or supplying current to 10 loads ( $N = 10$ ). The buffer gate is capable of sinking current or supplying current to 30 loads ( $N = 30$ ). Load currents (out of the output terminal) are specified as negative values.

## ELECTRICAL CHARACTERISTICS

These are guaranteed over the applicable operating free-air temperature range, unless otherwise noted.

## UNUSED INPUTS

For optimum switching times, unused gate inputs should be tied in parallel with used inputs or alternatively to a positive voltage source of 2.4V to 5.5V. This eliminates the distributed capacitance associated with the floating input-transistor emitter, bond wire, and package lead, and ensures that no degradation will occur in the propagation delay times. Supply voltage  $V_{CC}$ , if regulated to 5.5V maximum, may be used.












If the supply voltage  $V_{CC}$  cannot be limited to 5.5V, the following alternatives are recommended<sup>3/4</sup>

- Connect unused gate inputs to an independent supply voltage source of 2.4V to 5.5V.
- Connect unused inputs to a used input if maximum fan-out of the driving output will not be exceeded.

In all cases, unused J $\star$  and K $\star$  inputs of the S5470/N7470 must be connected to ground.


- Notes:
- Voltage values are with respect to ground terminals.
  - Input signals must be zero or positive with respect to ground terminal.

# INTEGRATED CIRCUITS

<p>S5400/N7400 S5401/N7401</p>  <p style="text-align: center; font-size: small;">AW-A-1230</p> <p style="text-align: center;">Quadruple 2-Input Positive NAND Gate</p>	<p>S5402/N7402</p>  <p style="text-align: center; font-size: small;">AW-A-1231</p> <p style="text-align: center;">Quadruple 2-Input Positive NOR Gate</p>	<p>S5410/N7410</p>  <p style="text-align: center; font-size: small;">AW-A-1232</p> <p style="text-align: center;">Triple 3-Input Positive NAND Gate</p>	<p>S5420/N7420</p>  <p style="text-align: center; font-size: small;">AW-A-1233</p> <p style="text-align: center;">Dual 4-Input Positive NAND Gate</p>
<p>S5430/N7430</p>  <p style="text-align: center; font-size: small;">AW-A-1234</p> <p style="text-align: center;">8-Input Positive NAND Gate</p>	<p>S5440/N7440</p>  <p style="text-align: center; font-size: small;">AW-A-1235</p> <p style="text-align: center;">Dual 4-Input Positive NAND Buffer</p>	<p>S5441/N7441</p>  <p style="text-align: center; font-size: small;">AW-A-1236</p> <p style="text-align: center;">BCD-to-Decimal Decoder/Driver</p>	<p>S5450/N7450</p>  <p style="text-align: center; font-size: small;">AW-A-1237</p> <p style="text-align: center;">Expandable Dual 2-Wide 2-Input AND-OR-INVERT Gate</p>
<p>S5451/N7451</p>  <p style="text-align: center; font-size: small;">AW-A-1238</p> <p style="text-align: center;">Dual 2-Wide 2-Input AND-OR-INVERT Gate</p>	<p>S5453/N7453</p>  <p style="text-align: center; font-size: small;">AW-A-1239</p> <p style="text-align: center;">Expandable 4-Wide 2-Input AND-OR-INVERT Gate</p>	<p>S5454/N7454</p>  <p style="text-align: center; font-size: small;">AW-A-1240</p> <p style="text-align: center;">4-Wide 2-Input AND-OR-INVERT Gate</p>	

# INTEGRATED CIRCUITS


S5460/N7460



AW-A-1241

Dual 4-Input Expander


S5470/N7470



AW-A-1242

J-K Flip-Flop


S5472/N7472



AW-A-1243

J-K Master-Slave  
Flip-Flop


S5473/N7473



AW-A-1244

Dual J-K  
Master-Slave Flip-Flop


S5474/N7474



AW-A-1245

Dual D-Type  
Edge-Triggered Flip-Flop


S5475/N7475



AW-A-1246

Quadruple Bistable Latch


S5476/N7476



AW-A-1247

Dual J-K Master-Slave  
Flip-Flop with Preset  
and Clear

S5491/N7491



AW-A-1248


8-Bit Shift Register

NOTE: R=Clear S=Preset


S5400J  
N7400J  
S5400A  
N7400A

# QUADRUPLE 2-INPUT POSITIVE NAND GATE


SCHEMATIC (each gate)



A PACKAGE



J PACKAGE



V<sub>CC</sub> MIN-MAX

ELEMENT	MIN.	NOM.	MAX.	UNIT
S5400A, S5400J	4.5	5	5.5	V
N7400A, N7400J	4.75	5	5.25	V

## ELECTRICAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS ‡	MIN.	TYP.	MAX.	UNIT
V <sub>in(1)</sub> Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	V <sub>CC</sub> = Min    V <sub>out(0)</sub> ≤ 0.4V	2			V
V <sub>in(0)</sub> Logical 0 input voltage required at any input terminal to ensure logical 1 level at output	V <sub>CC</sub> = Min    V <sub>out(1)</sub> ≥ 2.4V			0.8	V
V <sub>out(1)</sub> Logical 1 output voltage	V <sub>CC</sub> = Min    V <sub>in</sub> = 0.8V I <sub>load</sub> = -400 μA	2.4	3.4‡		V
V <sub>out(0)</sub> Logical 0 output voltage	V <sub>CC</sub> = Min    V <sub>in</sub> = 2V I <sub>sink</sub> = 16 mA		0.18‡	0.4	V
I <sub>in(0)</sub> Logical 0 level input current (each input)	V <sub>CC</sub> = Max    V <sub>in</sub> = 0.4V			-1.6	mA
I <sub>in(1)</sub> Logical 1 level input current (each input)	V <sub>CC</sub> = Max    V <sub>in</sub> = 2.4V			40	μA
I <sub>OS</sub> Short-circuit output current †	V <sub>CC</sub> = Max    T <sub>A</sub> = 25°C	-18		-75	mA
I <sub>CC(0)</sub> Logical 0 level supply current (each gate)	V <sub>CC</sub> = 5V    V <sub>in</sub> = 5V		4.2‡		mA
I <sub>CC(1)</sub> Logical 1 level supply current (each gate)	V <sub>CC</sub> = 5V    V <sub>in</sub> = 0		1.2‡		mA

† Not more than one output should be shorted at a time.

‡ These typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

‡ For conditions shown as MIN or MAX, use value specified in "V<sub>CC</sub> MIN/MAX" table above.

**S5400J**  
**N7400J**  
**S5400A**  
**N7400A**

SWITCHING CHARACTERISTICS,  $V_{CC} = 5V$ ,  $T_A = 25^{\circ}C$ ,  $N = 10$


PARAMETER		TEST FIGURE	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{pd0}$	Propagation delay time to logical 0 level	1-A	$C_1 = 15 \text{ pF}$		8	15	ns
$t_{pd1}$	Propagation delay time to logical 1 level	1-A	$C_1 = 15 \text{ pF}$		8	29	ns

S5401J  
N7401J  
S5401A  
N7401A


# QUADRUPLE 2-INPUT POSITIVE NAND GATE

WITH OPEN COLLECTOR OUTPUT


SCHEMATIC (each gate)



A PACKAGE



J PACKAGE



\* NO PULL-UP PROVIDED

AW-A-1253

V<sub>CC</sub> MIN/MAX

ELEMENT	MIN.	NOM.	MAX.	UNIT
S5401J, S5401A	4.5	5	5.5	V
N7401J, N7401A	4.75	5	5.25	V

## DESCRIPTION

This monolithic circuit features the familiar, high-speed, TTL NAND gate with a single-ended, open-collector output transistor. The addition of this gate to the line provides system designers with a TTL circuit for applications where the wired-OR function is necessary or where interfacing with discrete components is required.

## ELECTRICAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS †	MIN.	TYP.	MAX.	UNIT
V <sub>in(1)</sub>	Logical 1 input voltage required at all input terminals to ensure logical 0 (on) level at output V <sub>CC</sub> = Min. V <sub>out(0)</sub> ≤ 0.4V I <sub>sink</sub> = 16mA	2			V
V <sub>in(0)</sub>	Logical 0 input voltage required at any input terminal to ensure logical 1 (Off) level at output V <sub>CC</sub> = Min. V <sub>out(1)</sub> = 5.5V I <sub>out(1)</sub> = 250 μA			0.8	V
I <sub>out(1)</sub>	Output reverse current V <sub>CC</sub> = Min. V <sub>in</sub> = 0.6V V <sub>out(1)</sub> = 5.5V			250	μA
V <sub>out(0)</sub>	Logical 0 output voltage (on level) V <sub>CC</sub> = Min. V <sub>in</sub> = 2V I <sub>sink</sub> = 16mA			0.4	V

† For conditions shown as MIN or MAX, use value specified in "V<sub>CC</sub> MIN/MAX" table above.

**S5401J**  
**N7401J**  
**S5401A**  
**N7401A**

ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER		TEST CONDITIONS †		MIN.	TYP.	MAX.	UNIT
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{Max.}$	$V_{in} = 0.4V$			-1.6	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{Max.}$	$V_{in} = 2.4V$			40	$\mu A$
$I_{CC(0)}$	Logical 0 level supply current (each gate)	$V_{CC} = 5V$	$V_{in} = 5V$		4.2		mA
$I_{CC(1)}$	Logical 1 level supply current (each gate)	$V_{CC} = 5V$	$V_{in} = 0$		1.2		mA

† For conditions shown as MIN or MAX, use value specified in "V<sub>CC</sub> MIN/MAX" table above.

SWITCHING CHARACTERISTICS,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$

PARAMETER		TEST FIGURE	TEST CONDITIONS ‡	MIN.	TYP.	MAX.	UNIT
$t_{pd0}$	Propagation delay time to logical 0 level	1-B	D.C.F.O. = 10			20	ns
$t_{pd1}$	Propagation delay time to logical 1 level	1-B	D.C.F.O. = 10			45	ns


‡ Load resistor  $R_L$  is connected from  $V_{CC}$  to the output, and load capacitor  $C_L$  is connected from the output to ground.




S5402J  
N7402J  
S5402A  
N7402A

## QUADRUPLE 2-INPUT POSITIVE NOR GATE


SCHEMATIC (each gate)



A PACKAGE



J PACKAGE



V<sub>CC</sub> MIN/MAX

ELEMENT	MIN.	NOM.	MAX.	UNIT
S5402J, S5402A	4.5	5	5.5	V
N7402J, N7402A	4.75	5	5.25	V

### DESCRIPTION

This monolithic circuit employs standard TTL circuitry, usually implemented to perform NAND logic, to perform a NOR decision. The addition of this gate to the line provides system designers with a TTL circuit for applications where the positive NOR function will reduce the number of logical functions and resultant delay times.

### ELECTRICAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS†	MIN.	TYP.	MAX.	UNIT
V <sub>in(1)</sub> Logical 1 input voltage required at either input terminal to ensure logical 0 level at output	V <sub>CC</sub> = Min.    V <sub>out(0)</sub> ≤ 0.4V	2			V
V <sub>in(0)</sub> Logical 0 input voltage required at both input terminals to ensure logical 1 level at output	V <sub>CC</sub> = Min.    V <sub>out(1)</sub> ≥ 2.4V			0.8	V
V <sub>out(1)</sub> Logical 1 output voltage	V <sub>CC</sub> = Min.    V <sub>in</sub> = 0.8V I <sub>load</sub> = -400 μA (See Note 1)	2.4	3.4‡		V
V <sub>out(0)</sub> Logical 0 output voltage	V <sub>CC</sub> = Min.    V <sub>in</sub> = 2V I <sub>sink</sub> = 16 mA (See Note 2)		0.18‡	0.4	V

- NOTES: 1. V<sub>in</sub> is applied to both inputs simultaneously.  
2. V<sub>in</sub> is applied to one input, and the other input is grounded.

† For conditions shown as MIN or MAX, use value specified in "V<sub>CC</sub> MIN/MAX" table above.

‡ These typical values are at V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.

S5402J  
N7402J  
S5402A  
N7402A

ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER		TEST CONDITIONS †		MIN.	TYP.	MAX.	UNIT
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{cc} = \text{Max.}$	$V_{in} = 0.4V$			-1.6	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{cc} = \text{Max.}$	$V_{in} = 2.4V$			40	$\mu A$
$I_{os}$	Short-circuit output current ‡	$V_{cc} = \text{Max}$	$T_A = 25^\circ C$	-20		-75	mA
$I_{cc(0)}$	Logical 0 level supply current (each gate)	$V_{cc} = 5V$ $T_A = 25^\circ C$	$V_{in} = 5V$		4.9		mA
$I_{cc(1)}$	Logical 1 level supply current (each gate)	$V_{cc} = 5V$ $T_A = 25^\circ C$	$V_{in} = 0$		3.5		mA

† For conditions shown as MIN or MAX, use value specified in "V<sub>cc</sub> MIN/MAX" table above.

‡ Not more than one output should be shorted at a time.


SWITCHING CHARACTERISTICS,  $V_{cc} = 5V$ ,  $T_A = 25^\circ C$ ,  $N = 10$

PARAMETER		TEST FIGURE	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{pd0}$	Propagation delay time to logical 0 level	1-A	$C_1 = 15 \text{ pF}$		8	15	ns
$t_{pd1}$	Propagation delay time to logical 1 level	1-A	$C_1 = 15 \text{ pF}$		8	29	ns


S5410J  
N7410J  
S5410A  
N7410A

## TRIPLE 3-INPUT POSITIVE NAND GATE


SCHEMATIC (each gate)



A PACKAGE



J PACKAGE



V<sub>CC</sub> MIN/MAX

ELEMENT	MIN.	NOM.	MAX.	UNIT
S5410A, S5410J	4.5	5	5.5	V
N7410A, N7410J	4.75	5	5.25	V

### ELECTRICAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS ‡	MIN.	TYP.	MAX.	UNIT
V <sub>in(1)</sub> Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	V <sub>CC</sub> = Min. V <sub>out(0)</sub> ≤ 0.4V	2			V
V <sub>in(0)</sub> Logical 0 input voltage required at any input terminal to ensure logical 1 level at output	V <sub>CC</sub> = Min. V <sub>out(1)</sub> ≥ 2.4V			0.8	V
V <sub>out(1)</sub> Logical 1 output voltage	V <sub>CC</sub> = Min. V <sub>in</sub> = 0.8V, I <sub>load</sub> = -400 μA	2.4	3.4 †		V
V <sub>out(0)</sub> Logical 0 output voltage	V <sub>CC</sub> = Min. V <sub>in</sub> = 2V, I <sub>sink</sub> = 16 mA		0.18 †	0.4	V
I <sub>in(0)</sub> Logical 0 level input current (each input)	V <sub>CC</sub> = Max. V <sub>in</sub> = 0.4V			-1.6	mA
I <sub>in(1)</sub> Logical 1 level input current (each input)	V <sub>CC</sub> = Max. V <sub>in</sub> = 2.4V			40	μA
I <sub>OS</sub> Short-circuit output current †	V <sub>CC</sub> = Max. T <sub>A</sub> = 25°C	-18		-75	mA
I <sub>CC(0)</sub> Logical 0 level supply current (each gate)	V <sub>CC</sub> = 5V, V <sub>in</sub> = 5V		4.2 †		mA
I <sub>CC(1)</sub> Logical 1 level supply current (each gate)	V <sub>CC</sub> = 5V, V <sub>in</sub> = 0		1.2 †		mA

† Not more than one output should be shorted at a time.

‡ These typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

‡ For conditions shown as MIN or MAX, use value specified in "V<sub>CC</sub> MIN/MAX" table above.

S5410J  
N7410J  
S5410A  
N7410A


SWITCHING CHARACTERISTICS,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ ,  $N = 10$

PARAMETER		TEST FIGURE	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{pd0}$	Propagation delay time to logical 0 level	1-A	$C_1 = 15 \text{ pF}$		8	15	ns
$t_{pd1}$	Propagation delay time to logical 1 level	1-A	$C_1 = 15 \text{ pF}$		8	29	ns


S5420J  
N7420J  
S5420A  
N7420A

## DUAL 4-INPUT POSITIVE NAND GATE


SCHEMATIC (each gate)



A PACKAGE



J PACKAGE



V<sub>CC</sub> MIN/MAX

ELEMENT	MIN.	NOM.	MAX.	UNIT
S5420A, S5420J	4.5	5	5.5	V
N7420A, N7420J	4.75	5	5.25	V

### ELECTRICAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS ‡	MIN.	TYP.	MAX.	UNIT
V <sub>in(1)</sub> Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	V <sub>CC</sub> = Min. V <sub>out(0)</sub> ≤ 0.4V	2			V
V <sub>in(0)</sub> Logical 0 input voltage required at any input terminal to ensure logical 1 level at output	V <sub>CC</sub> = Min, V <sub>out(1)</sub> ≥ 2.4V			0.8	V
V <sub>out(1)</sub> Logical 1 output voltage	V <sub>CC</sub> = Min. V <sub>in</sub> = 0.8V I <sub>load</sub> = -400 μA	2.4	3.4 ‡		V
V <sub>out(0)</sub> Logical 0 output voltage	V <sub>CC</sub> = Min. V <sub>in</sub> = 2V, I <sub>sink</sub> = 16 mA		0.18‡	0.4	V
I <sub>in(0)</sub> Logical 0 level input current (each input)	V <sub>CC</sub> = Max. V <sub>in</sub> = 0.4V			-1.6	mA
I <sub>in(1)</sub> Logical 1 level input current (each input)	V <sub>CC</sub> = Max. V <sub>in</sub> = 2.4V			40	μA
I <sub>OS</sub> Short-circuit output current †	V <sub>CC</sub> = Max. T <sub>A</sub> = 25°C	-18		-75	mA
I <sub>CC(0)</sub> Logical 0 level supply current (each gate)	V <sub>CC</sub> = 5V, V <sub>in</sub> = 5V		4.2‡		mA
I <sub>CC(1)</sub> Logical 1 level supply current (each gate)	V <sub>CC</sub> = 5V, V <sub>in</sub> = 0		1.2‡		mA

† Not more than one output should be shorted at a time.

‡ For conditions shown as MIN or MAX, use value specified

‡ These typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C, N = 10

in "V<sub>CC</sub> MIN/MAX" table above.

S5420J  
 N7420J  
 S5420A  
 N7420A


SWITCHING CHARACTERISTICS,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ ,  $N = 10$

PARAMETER		TEST FIGURE	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{pd0}$	Propagation delay time to logical 0 level	1-A	$C_1 = 15 \text{ pF}$		8	15	ns
$t_{pd1}$	Propagation delay time to logical 1 level	1-A	$C_1 = 15 \text{ pF}$		8	29	ns


**S5430J**  
**N7430J**  
**S5430A**  
**N7430A**

## 8-INPUT POSITIVE NAND GATE


SCHEMATIC (each gate)



A PACKAGE



J PACKAGE



V<sub>CC</sub> MIN/MAX

ELEMENT	MIN.	NOM.	MAX.	UNIT
S5430A, S5430J	4.5	5	5.5	V
N7430A, N7430J	4.75	5	5.25	V

### ELECTRICAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS ‡	MIN.	TYP.	MAX.	UNIT
V <sub>in(1)</sub>	Logical 1 input voltage required at all input terminals to ensure logical 0 level at output V <sub>CC</sub> = Min., V <sub>out(0)</sub> ≤ 0.4V	2			V
V <sub>in(0)</sub>	Logical 0 input voltage required at any input terminal to ensure logical 1 level at output V <sub>CC</sub> = Min., V <sub>out(1)</sub> ≥ 2.4V			0.8	V
V <sub>out(1)</sub>	Logical 1 output voltage V <sub>CC</sub> = Min., V <sub>in</sub> = 0.8V I <sub>load</sub> = -400 μA	2.4	3.4‡		V
V <sub>out(0)</sub>	Logical 0 output voltage V <sub>CC</sub> = Min., V <sub>in</sub> = 2V I <sub>sink</sub> = 16 mA		0.18‡	0.4	V
I <sub>in(0)</sub>	Logical 0 level input current (each input) V <sub>CC</sub> = Max., V <sub>in</sub> = 0.4V			-1.6	mA
I <sub>in(1)</sub>	Logical 1 level input current (each input) V <sub>CC</sub> = Max., V <sub>in</sub> = 2.4V			40	μA
I <sub>os</sub>	Short-circuit output current V <sub>CC</sub> = Max., T <sub>A</sub> = 25°C	-18		-75	mA
I <sub>cc(0)</sub>	Logical 0 level supply current V <sub>CC</sub> = 5V, V <sub>in</sub> = 5V		4.2‡		mA
I <sub>cc(1)</sub>	Logical 1 level supply current V <sub>CC</sub> = 5V, V <sub>in</sub> = 0		1.2‡		mA

‡ These typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

‡ For conditions shown as MIN or MAX, use value specified in "V<sub>CC</sub> MIN/MAX" table above.

S5430J  
N7430J  
S5430A  
N7430A

SWITCHING CHARACTERISTICS,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ ,  $N = 10$


PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{pd0}$ Propagation delay time to logical 0 level	1-A	$C_1 = 15 \text{ pF}$		8	15	ns
$t_{pd1}$ Propagation delay time to logical 1 level	1-A	$C_1 = 15 \text{ pF}$		8	29	ns




S5440J  
 N7440J  
 S5440A  
 N7440A

## DUAL 4-INPUT POSITIVE NAND BUFFER


SCHEMATIC (each gate)



A PACKAGE



J PACKAGE



V<sub>CC</sub> MIN/MAX

ELEMENT	MIN.	NOM.	MAX.	UNIT
S5440J, S5440A	4.5	5	5.5	V
N7440J, N7440A	4.75	5	5.25	V

### ELECTRICAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS ‡	MIN.	TYP.	MAX.	UNIT
V <sub>in(1)</sub> Logical 1 input voltage required at all input terminals to ensure logical 0 level at output	V <sub>CC</sub> = Min.    V <sub>out(0)</sub> ≤ 0.4V	2			V
V <sub>in(0)</sub> Logical 0 input voltage required at any input terminal to ensure logical 1 level at output	V <sub>CC</sub> = Min.    V <sub>out(1)</sub> ≥ 2.4V			0.8	V
V <sub>out(1)</sub> Logical 1 output voltage	V <sub>CC</sub> = Min.    V <sub>in</sub> = 0.8V I <sub>load</sub> = -1.2 mA	2.4	3.4‡		V
V <sub>out(0)</sub> Logical 0 output voltage	V <sub>CC</sub> = Min.    V <sub>in</sub> = 2V I <sub>sink</sub> = 48 mA		0.32‡	0.4	V
I <sub>in(0)</sub> Logical 0 level input current (each input)	V <sub>CC</sub> = Max.    V <sub>in</sub> = 0.4V			-1.6	mA
I <sub>in(1)</sub> Logical 1 level input current (each input)	V <sub>CC</sub> = Max.    V <sub>in</sub> = 2.4V			40	μA
I <sub>OS</sub> Short-circuit output current †	V <sub>CC</sub> = Max.    T <sub>A</sub> = 25°C	-18		-85	mA
I <sub>CC(0)</sub> Logical 0 level supply current (each gate)	V <sub>CC</sub> = 5V    V <sub>in</sub> = 5V		7.5‡		mA
I <sub>CC(1)</sub> Logical 1 level supply current (each gate)	V <sub>CC</sub> = 5V    V <sub>in</sub> = 0		2 ‡		mA

† Not more than one output should be shorted at a time.  
 ‡ These typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

‡ For conditions shown as MIN or MAX, use value specified in "V<sub>CC</sub> MIN/MAX" table above.

S5440J  
N7440J  
S5440A  
N7440A


SWITCHING CHARACTERISTICS,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ ,  $N = 30$

PARAMETER		TEST FIGURE	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{pd0}$	Propagation delay time to logical 0 level	1-A	$C_1 = 15 \text{ pF}$		8	15	ns
$t_{pd1}$	Propagation delay time to logical 1 level	1-A	$C_1 = 15 \text{ pF}$		8	29	ns


# N7441B

## BCD-TO-DECIMAL DECODER/DRIVER

### LOGIC DIAGRAM



### B PACKAGE



### V<sub>CC</sub> MIN/MAX

ELEMENT	MIN.	NOM.	MAX.	UNIT
N7441B	4.75	5	5.25	V

### TRUTH TABLE

INPUT				OUTPUT ON †
D	C	B	A	
0	0	0	0	0
0	0	0	1	1
0	0	1	0	2
0	0	1	1	3
0	1	0	0	4
0	1	0	1	5
0	1	1	0	6
0	1	1	1	7
1	0	0	0	8
1	0	0	1	9

† All other outputs are off.

### ELECTRICAL CHARACTERISTICS.

PARAMETER	TEST CONDITIONS †	MIN.	TYP.	MAX.	UNIT
V <sub>in(1)</sub> Logical 1 input voltage	V <sub>CC</sub> = Min.	2			V
V <sub>in(0)</sub> Logical 0 input voltage	V <sub>CC</sub> = Min.			0.8	V
V <sub>on</sub> On-state output voltage	V <sub>CC</sub> = Min. I <sub>on</sub> = 7mA			2.5	V
I <sub>off</sub> Off-state reverse current	V <sub>CC</sub> = Max. V <sub>out</sub> = 55V			200	μA
I <sub>in(1)</sub> Logical 1 level input current at A or D	V <sub>CC</sub> = Max. V <sub>in</sub> = 2.4V			40	μA
I <sub>in(1)</sub> Logical 2 level input current at B or C	V <sub>CC</sub> = Max. V <sub>in</sub> = 2.4V			80	μA
I <sub>in(0)</sub> Logical 0 level input current at A or D	V <sub>CC</sub> = Max. V <sub>in</sub> = 0.4V			-1.6	mA
I <sub>in(0)</sub> Logical 0 level input current at B or C	V <sub>CC</sub> = Max. V <sub>in</sub> = 0.4V			-3.2	mA
I <sub>CC</sub> Supply current	V <sub>CC</sub> = 5V, T <sub>A</sub> = 25°C		15		mA

† For conditions shown as MIN or MAX, use value specified in "V<sub>CC</sub> MIN/MAX" table above.

(This page was intentionally left blank.)

S5450J  
S5451J


S5450A  
S5451A

N7450J  
N7451J

N7450A  
N7451A



## DUAL 2-WIDE 2-INPUT AND-OR-INVERT GATES

### SCHEMATIC (each gate)



⊗ Expander nodes not available on S5451/N7451.

- Notes:
1. If expander is not used leave expander pins open.
  2. A total of four expander gates may be connected to the S5450/N7450 expander.
  3. S5451 pins 1 and 2 open (no expander inputs).



### V<sub>CC</sub> MIN/MAX

ELEMENT	MIN.	NOM.	MAX.	UNIT
S5450J, S5450A S5451J, S5451A	4.5	5	5.5	V
N7450J, N7450A N7451J, N7451A	4.75	5	5.25	V

4. N7451 pins 11 and 12 open (no expander inputs).
5. Both S5440/N7450 expander inputs are used simultaneously for expanding with the S5460/N7460.

### ELECTRICAL CHARACTERISTICS, Expander Pins Open

PARAMETER	TEST CONDITIONS ‡	MIN.	TYP.	MAX.	UNIT
V <sub>in(1)</sub> Logical 1 input voltage required at both input terminals of either AND section to ensure logical 0 at output	V <sub>CC</sub> = Min. V <sub>out(0)</sub> ≤ 0.4V	2			V
V <sub>in(0)</sub> Logical 0 input voltage required at one input terminal of each AND section to ensure logical 1 at output	V <sub>CC</sub> = Min. V <sub>out(1)</sub> ≥ 2.4V			0.8	V
V <sub>out(1)</sub> Logical 1 output voltage	V <sub>CC</sub> = Min. V <sub>in</sub> = 0.8V I <sub>load</sub> = -400μA	2.4	3.4‡		V
V <sub>out(0)</sub> Logical 0 output voltage	V <sub>CC</sub> = Min. V <sub>in</sub> = 2V I <sub>sink</sub> = 16mA		0.18‡	0.4	V

‡ These typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

‡ For conditions shown as MIN or MAX, use value specified in "V<sub>CC</sub> MIN/MAX" table above.

**S5450J**  
**S5451J**

**S5450A**  
**S5451A**

**N7450J**  
**N7451J**

**N7450A**  
**N7451A**

ELECTRICAL CHARACTERISTICS, Expander Pins Open (Continued)

PARAMETER		TEST CONDITIONS ‡		MIN.	TYP.	MAX.	UNIT
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{Max.}$	$V_{in} = 0.4$			-1.6	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{Max.}$	$V_{in} = 2.4V$			40	$\mu A$
$I_{OS}$	Short-circuit output current †	$V_{CC} = \text{Max.}$	$T_A = 25^\circ C$	-18		-75	mA
$I_{CC(0)}$	Logical 0 level supply current (each gate)	$V_{CC} = 5V$	$V_{in} = 5V$		5.0‡		mA
$I_{CC(1)}$	Logical 1 level supply current (each gate)	$V_{CC} = 5V$	$V_{in} = 0$		2.4‡		mA

- † Not more than one output should be shorted at a time.
- ‡ These typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ .
- ‡ For conditions shown as MIN or MAX, use value specified in " $V_{CC}$  MIN/MAX" table above.

SWITCHING CHARACTERISTICS,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ , Expander Pins Open,  $N = 10$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{pd0}$	1-A	$C_1 = 15pF$		8	15	ns
$t_{pd1}$	1-A	$C_1 = 15pF$		8	29	ns

ELECTRICAL CHARACTERISTICS (S5450/N7450 only) using Expander Inputs.

PARAMETER	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$I_C$	Expander current $V_{CC} = \text{Min.}$ $I_{sink} = 16mA$ $V_1 = 0.4V$ ‡			3.65	mA
$V_{BE(Q)}$	Base-emitter voltage of output transistor (Q) $V_{CC} = \text{Min.}$ $I_C = 0.62mA$ $I_{sink} = 16mA$ $R_1 = 0$ ★			1	V
$V_{out(1)}$	Logical 1 output voltage $V_{CC} = \text{Min.}$ $I_C = 0.15mA$ $I_{load} = -400\mu A$ $I_E = -0.15mA$	2.4	3.4‡		V
$V_{out(0)}$	Logical 0 output voltage $V_{CC} = \text{Min.}$ $I_C = 0.43mA$ $I_{sink} = 16mA$ $R_1 = 130\Omega$ ★		0.18‡	0.4	V

- ‡ These typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ .
- ‡  $V_1 = V_C - V_E$
- ★  $R_1$  is connected between  $V_C$  and  $V_E$ .

S5453J  
S5454J


S5453A  
S5454A

N7453J  
N7454J

N7453A  
N7454A



## 4-WIDE 2-INPUT AND-OR-INVERT GATES

SCHEMATIC (each gate)



⊙ Expander nodes not available on S5454/N7454

- Notes:
- Both S5453/N7453 expander inputs are used simultaneously for expanding with the S5460/N7460.
  - If S5453/N7453 expander is not used, leave expander pins open.



V<sub>CC</sub> MIN/MAX.

ELEMENT	MIN.	NOM.	MAX.	UNIT
S5453J, S5453A S5454J, S5454A	4.5	5	5.5	V
N7453J, N7453A N7454J, N7454A	4.75	5	5.25	V

- A total of four expander gates may be connected to the S5453/N7453 expander inputs.
- On S5454, pins 1 and 2 are open (no expander inputs).
- On N7454, pins 11 and 12 are open (no expander inputs).

### ELECTRICAL CHARACTERISTICS, Expander Pins are Open.

PARAMETER	TEST CONDITIONS ‡	MIN.	TYP.	MAX.	UNIT
V <sub>in(1)</sub> Logical 1 input voltage required at both input terminals of either AND section to ensure logical 0 at output	V <sub>cc</sub> = Min.    V <sub>out(0)</sub> ≤ 0.4V	2			V
V <sub>in(0)</sub> Logical 0 input voltage required at one input terminal of each AND section to ensure logical 1 at output	V <sub>cc</sub> = Min.    V <sub>out(1)</sub> ≥ 2.4V			0.8	V
V <sub>out(1)</sub> Logical 1 output voltage	V <sub>cc</sub> = Min.    V <sub>in</sub> = 0.8V I <sub>load</sub> = -400μA	2.4	3.4‡		V
V <sub>out(0)</sub> Logical 0 output voltage	V <sub>cc</sub> = Min.    V <sub>in</sub> = 2V I <sub>sink</sub> = 16mA		0.18‡	0.4	V

‡ These typical values are at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

‡ For conditions shown as MIN or MAX, use value specified in "V<sub>CC</sub> MIN/MAX" table above.

**S5453J**  
**S5454J**

**S5453A**  
**S5454A**

**N7453J**  
**N7454J**

**N7453A**  
**N7454A**

ELECTRICAL CHARACTERISTICS, Expander Pins are Open (Continued)

PARAMETER		TEST CONDITIONS ‡		MIN.	TYP.	MAX.	UNIT
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{Max.}$	$V_{in} = 0.4$			-1.6	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{Max.}$	$V_{in} = 2.4V$			40	$\mu A$
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max.}$	$T_A = 25^\circ C$	-18		-75	mA
$I_{CC(0)}$	Logical 0 level supply current	$V_{CC} = 5V$	$V_{in} = 5V$		5.0‡		mA
$I_{CC(1)}$	Logical 1 level supply current	$V_{CC} = 5V$	$V_{in} = 0$		2.4‡		mA

‡ These typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ .

‡ For conditions shown as MIN or MAX, use values specified in "V<sub>CC</sub> MIN-MAX" table above.

ELECTRICAL CHARACTERISTICS (S5453/N7453 only) using Expander Inputs.

PARAMETER		TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
$I_C$	Expander current	$V_{CC} = \text{Min.}$	$V_1 = 0.4V \ddagger$ $I_{sink} = 16mA$			3.65	mA
$V_{BE(Q)}$	Base-emitter voltage of output transistor (Q)	$V_{CC} = \text{Min.}$	$I_{sink} = 16mA$ $I_C = 0.62mA$ $R_1 = 0 \star$			1	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{Min.}$	$I_{load} = -400\mu A$ $I_C = 0.15mA$ $I_E = -0.15mA$	2.4	3.4‡		V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{Min.}$	$I_{sink} = 16mA$ $I_C = 0.43mA$ $R_1 = 130\Omega \star$		0.18‡	0.4	V

‡ These typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$

‡  $V_1 = V_C - V_E$

★  $R_1$  is connected between  $V_C$  and  $V_E$

SWITCHING CHARACTERISTICS,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ , Expander Pins are Open,  $N = 10$


PARAMETER		TEST FIGURE	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{pd0}$	Propagation delay time to logical 0 level	1-A	$C_1 = 15pF$		8	15	ns
$t_{pd1}$	Propagation delay time to logical 1 level	1-A	$C_1 = 15pF$		8	29	ns




S5460J  
N7460J  
S5460A  
N7460A

## DUAL 4-INPUT EXPANDER


SCHEMATIC (each gate)



A PACKAGE



J PACKAGE



V<sub>CC</sub> MIN/MAX

ELEMENT	MIN.	NOM.	MAX.	UNIT
S5460J, S5460A	4.5	5	5.5	V
N7460J, N7460A	4.75	5	5.25	V

### EXPANSION RULES

- A PACKAGE:**
1. Connect pin 9 or 12 to pin 12 of S5450A/N7450A or S5453A/N7453A.
  2. Connect pin 10 or 11 to pin 11 of S5450A/N7450A or S5453A/N7453A.

- J PACKAGE:**
1. Connect pin 2 or 13 to pin 2 of S5450J/N7450J or S5453J/N7453J.
  2. Connect pin 1 or 14 to pin 1 of S5450J/N7450J or S5453J/N7453J.

### ELECTRICAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS †	MIN.	TYP.	MAX.	UNIT
V <sub>in(1)</sub>	Logical 1 input voltage required at all input terminals to ensure output on level V <sub>CC</sub> = Min. R <sub>1</sub> = 1.1kΩ ‡ V <sub>E</sub> = 1V, T <sub>A</sub> = 0°C	2			V
V <sub>in(0)</sub>	Logical 0 input voltage required at any input terminal to ensure output off level current V <sub>CC</sub> = Min. R <sub>2</sub> = 1.2kΩ‡ V <sub>1</sub> = 4.5V I <sub>off</sub> = 0.15 mA			0.8	V
V <sub>on</sub>	Output voltage on level V <sub>CC</sub> = Min. V <sub>E</sub> = 1V V <sub>in</sub> = 2V R <sub>1</sub> = 1.1kΩ‡			0.4	V
I <sub>off</sub>	Output off level current V <sub>CC</sub> = Min. V <sub>E</sub> = 4.5V V <sub>in</sub> = 0.8V R <sub>2</sub> = 1.2kΩ‡			270	μA
I <sub>on</sub>	Output on level current V <sub>CC</sub> = Min. V <sub>E</sub> = 1V V <sub>in</sub> = 2V	-0.43			mA

† For conditions shown as MIN or MAX, use value specified in "V<sub>CC</sub> MIN/MAX" table above.

‡ R<sub>1</sub> is connected between V<sub>C</sub> and V<sub>CC</sub>.

‡ R<sub>2</sub> is connected between V<sub>E</sub> and ground.

S5460J  
N7460J  
S5460A  
N7460A

ELECTRICAL CHARACTERISTICS (Continued)

PARAMETER		TEST CONDITIONS †		MIN.	TYP.	MAX.	UNIT
$I_{in(0)}$	Logical 0 level input current (each input)	$V_{CC} = \text{Max.}$	$V_{in} = 0.4V$			-1.6	mA
$I_{in(1)}$	Logical 1 level input current (each input)	$V_{CC} = \text{Max.}$	$V_{in} = 2.4V$			40	$\mu A$
$I_{cc(on)}$	On level supply current (each gate)	$V_{CC} = 5V$ $V_E = 0.85V$	$V_{in} = 5V$		0.8‡		mA
$I_{cc(off)}$	Off level supply current (each gate)	$V_{CC} = 5V$ $V_E = 0.85V$	$V_{in} = 0$		1.2‡		mA

† For conditions shown as MIN or MAX, use value specified in “ $V_{CC}$  MIN/MAX” table above.

‡ These typical values are at  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$

SWITCHING CHARACTERISTICS,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$ ,  $N = 10$

PARAMETER		TEST FIGURE	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$t_{pd0}$	Propagation delay time to logical 0 level (through S5450/N7450 or S5453/N7453)	2	$C_1 = 15 \text{ pF}$		10	20	ns
$t_{pd1}$	Propagation delay time to logical 1 level (through S5450/N7450 or S5453/N7453)	2	$C_1 = 15 \text{ pF}$		20	34	ns

S5470J  
N7470J  
S5470A  
N7470A


# J-K FLIP-FLOP

## DESCRIPTION

The S5470/N7470 is a monolithic, edge-triggered J-K flip-flop featuring gated inputs, direct clear and preset inputs, and complementary Q and  $\bar{Q}$  outputs. Input information is transferred to the outputs on the positive edge of the clock pulse.

Direct-coupled clock triggering occurs at a specific voltage level of the clock pulse; and after the clock input threshold voltage has been passed, the gated inputs are locked out.


The S5470/N7470 flip-flop is ideally suited for medium- and high-speed applications, and can be used for a significant saving in system power dissipation and package count where input gating is required.



POSITIVE LOGIC

Low input to preset sets Q to logical 1  
Low input to clear sets Q to logical 0  
Preset or clear function can occur only when clock input is low.

## SCHEMATIC



## LOGIC

TRUTH TABLE					
$J_n$	$K_n$	$Q_{n+1}$	PRESET	CLEAR	Q
0	0	$Q_n$	0	0	†
1	0	1	1	0	0
0	1	0	0	1	1
1	1	$\bar{Q}_n$	1	1	Q

$J = J_1 J_2 J^*$      $K = K_1 K_2 K^*$

n is time prior to clock  
n + 1 is time following clock  
† Both outputs in 0 state

V<sub>CC</sub> MIN/MAX.

ELEMENT	MIN.	NOM.	MAX.	UNIT
S5470J, S5470A	4.5	5	5.5	V
N7470J, N7470A	4.75	5	5.25	V

## RECOMMENDED OPERATING CONDITIONS

Clock Pulse Transition Time to Logical 1 Level, $t_{1(\text{clock})}$ (See Figure 4).	5 to 150ns
Width of Clock Pulse, $t_{p(\text{clock})}$ (See Figure 4).	$\geq 20$ ns
Width of Preset Pulse, $t_{p(\text{preset})}$ (See Figure 3).	$\geq 25$ ns
Width of Clear Pulse, $t_{p(\text{clear})}$ (See Figure 3).	$\geq 25$ ns

ELECTRICAL CHARACTERISTICS

PARAMETER		TEST CONDITIONS ‡		MIN.	TYP.	MAX.	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{Min.}$		2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{Min.}$				0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{Min.}$	$I_{load} = -400\mu\text{A}$	2.4	3.5‡		V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{Min.}$	$I_{sink} = 16\text{mA}$		0.22‡	0.4	V
$I_{in(0)}$	Logical 0 level input current at J1, J2, J*, K1, K2, K*, or clock	$V_{CC} = \text{Max.}$	$V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(0)}$	Logical 0 level input current at preset or clear	$V_{CC} = \text{Max.}$	$V_{in} = 0.4\text{V}$			-3.2	mA
$I_{in(1)}$	Logical 1 level input current at J1, J2, J*, K1, K2, K*, or clock	$V_{CC} = \text{Max.}$	$V_{in} = 2.4\text{V}$			40	$\mu\text{A}$
$I_{in(1)}$	Logical 1 level input current at preset or clear	$V_{CC} = \text{Max.}$	$V_{in} = 2.4\text{V}$			80	$\mu\text{A}$
$I_{OS}$	Short-circuit output current	$V_{CC} = \text{Max.}$	$V_{in} = 0$ $T_A = 25^\circ\text{C}$	-18		-75	mA
$I_{CC}$	Supply current	$V_{CC} = 5\text{V}$	$V_{in} = 5\text{V}$		17‡		mA

‡ These typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$

‡ For conditions shown as MIN or MAX, use values specified in "V<sub>CC</sub> MIN/MAX" table above.


SWITCHING CHARACTERISTICS,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ ,  $N = 10$

PARAMETER		TEST FIGURE	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$f_{clock}$	Maximum clock frequency	4	$C_1 = 15\text{pF}$	15	35		MHz
$t_{setup}$	Minimum input setup time	4	$C_1 = 15\text{pF}$		10	20	ns
$t_{hold}$	Minimum input hold time	4	$C_1 = 15\text{pF}$		0	5	ns
$t_{pd1}$	Propagation delay time to logical 1 level from clear or preset to output	3	$C_1 = 15\text{pF}$			50	ns
$t_{pd0}$	Propagation delay time to logical 0 level from clear or preset to output	3	$C_1 = 15\text{pF}$			50	ns
$t_{pd1}$	Propagation delay time to logical 1 level from clock to output	4	$C_1 = 15\text{pF}$	10	20	50	ns
$t_{pd0}$	Propagation delay time to logical 0 level from clock to output	4	$C_1 = 15\text{pF}$	10	28	50	ns


S5472J  
N7472J  
S5472A  
N7472A

# J-K MASTER-SLAVE FLIP-FLOP


## SCHEMATIC



## A PACKAGE



## J PACKAGE



V<sub>CC</sub> MIN/MAX.

ELEMENT	MIN.	NOM.	MAX.	UNIT
S5472J, S5472A	4.5	5	5.5	V
N7472J, N7472A	4.75	5	5.25	V

## LOGIC

### TRUTH TABLE

J <sub>n</sub>	K <sub>n</sub>	Q <sub>n+1</sub>	PRESET	CLEAR	Q
0	0	Q <sub>n</sub>	0	0	†
1	0	1	1	0	0
0	1	0	0	1	1
1	1	$\bar{Q}_n$	1	1	Q

$$J = J_1 J_2 J_3 \quad K = K_1 K_2 K_3$$

n is time prior to clock


n + 1 is time following clock

† Both outputs in 0 state

## DESCRIPTION

The S5472/N7472 J-K flip-flop is based on the master-slave principle. This device has AND gate inputs for entry into the master section which are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows:

1. Isolate slave from master
2. Enter information from AND gate inputs to master
3. Disable AND gate inputs
4. Transfer information from master to slave.



## POSITIVE LOGIC

Low input to preset sets Q to logical 1

Low input to clear sets Q to logical 0

Preset and clear are independent of clock

## RECOMMENDED OPERATING CONDITIONS

Width of Clock Pulse, t <sub>p(clock)</sub> (See Figure 5)	≥ 20ns
Width of Preset Pulse, t <sub>p(preset)</sub> (See Figure 6)	≥ 25ns
Width of Clear Pulse, t <sub>p(clear)</sub> (See Figure 6)	≥ 25ns
Input Setup Time, t <sub>setup</sub> (See Figure 5)	≥ Applied Clock Pulse Width
Input Hold Time, t <sub>hold</sub>	≥ 0

ELECTRICAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS ‡	MIN.	TYP.	MAX.	UNIT
$V_{in(1)}$ Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{Min.}$	2			V
$V_{in(0)}$ Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{Min.}$			0.8	V
$V_{out(1)}$ Logical 1 output voltage	$V_{CC} = \text{Min.}$ $I_{load} = -400\mu\text{A}$	2.4	3.5‡		V
$V_{out(0)}$ Logical 0 out put voltage	$V_{CC} = \text{Min}$ $I_{sink} = 16\text{mA}$		0.22‡	0.4	V
$I_{in(0)}$ Logical 0 level input current at J1, J2, J3, K1, K2, or K3	$V_{CC} = \text{Max.}$ $V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(0)}$ Logical 0 level input current at preset, clear, or clock	$V_{CC} = \text{Max.}$ $V_{in} = 0.4\text{V}$			-3.2	mA
$I_{in(1)}$ Logical 1 level input current at J1, J2, J3, K1, K2, or K3	$V_{CC} = \text{Max.}$ $V_{in} = 2.4\text{V}$			40	$\mu\text{A}$
$I_{in(1)}$ Logical 1 level input current at preset, clear, or clock	$V_{CC} = \text{Max.}$ $V_{in} = 2.4\text{V}$			80	$\mu\text{A}$
$I_{OS}$ Short-circuit output current	$V_{CC} = \text{Max.}$ $V_{in} = 0$ $T_A = 25^\circ\text{C}$	-18		-75	mA
$I_{CC}$ Supply current	$V_{CC} = 5\text{V}$ $V_{in} = 5\text{V}$		17‡		mA

‡ These typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$

‡ For conditions shown as MIN or MAX, use values specified in "V<sub>CC</sub> MIN/MAX" table above.



SWITCHING CHARACTERISTICS,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ ,  $N = 10$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$f_{clock}$ Maximum clock frequency	5	$C_1 = 15\text{pF}$	10	15		MHz
$t_{pd1}$ Propagation delay time to logical 1 level from clear or preset to output	6	$C_1 = 15\text{pF}$		26	50	ns
$t_{pd0}$ Propagation delay time to logical 0 level from clear or preset to output	6	$C_1 = 15\text{pF}$		34	50	ns
$t_{pd1}$ Propagation delay time to logical 1 level from clock to output	5	$C_1 = 15\text{pF}$	10	26	50	ns
$t_{pd0}$ Propagation delay time to logical 0 level from clock to output	5	$C_1 = 15\text{pF}$	10	34	50	ns

S5473J  
 N7473J  
 S5473A  
 N7473A

# DUAL J-K MASTER-SLAVE FLIP-FLOP

## SCHEMATIC



## POSITIVE LOGIC

Low input to clear sets Q to logical 0  
 Clear is independent of clock

## LOGIC

### TRUTH TABLES


$J_n$	$K_n$	$Q_{n+1}$
0	0	$Q_n$
1	0	1
0	1	0
1	1	$\overline{Q}_n$

CLEAR = 0  $\Rightarrow$  Q = 0

## DESCRIPTION

The S5473/N7473 J-K flip-flop is based on the master-slave principle. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows:

1. Isolate slave from master
2. Enter information from J and K inputs to master
3. Disable J and K inputs
4. Transfer information from master to slave.



## V<sub>CC</sub> MIN/MAX.

ELEMENT	MIN.	NOM.	MAX.	UNIT
S5473J, S5473A	4.5	5	5.5	V
N7473J, N7473A	4.75	5	5.25	V

## RECOMMENDED OPERATING CONDITIONS

- Width of Clock Pulse,  $t_{p(\text{clock})}$  (See Figure 5)  $\geq 20\text{ns}$
- Width of Clear Pulse,  $t_{p(\text{clear})}$  (See Figure 6)  $\geq 25\text{ns}$
- Input Setup Time,  $t_{\text{setup}}$  (See Figure 5)  $\geq$  Applied Clock Pulse Width
- Input Hold Time,  $t_{\text{hold}}$   $\geq 0$

ELECTRICAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS ‡	MIN.	TYP.	MAX.	UNIT
$V_{in(1)}$ Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{Min.}$	2			V
$V_{in(0)}$ Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{Min.}$			0.8	V
$V_{out(1)}$ Logical 1 output voltage	$V_{CC} = \text{Min.}$ $I_{load} = -400\mu\text{A}$	2.4	3.4‡		V
$V_{out(0)}$ Logical 0 output voltage	$V_{CC} = \text{Min.}$ $I_{sink} = 16\text{mA}$		0.18‡	0.4	V
$I_{in(0)}$ Logical 0 level input current at J or K	$V_{CC} = \text{Max.}$ $V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(0)}$ Logical 0 level input current at clear or clock	$V_{CC} = \text{Max.}$ $V_{in} = 0.4\text{V}$			-3.2	mA
$I_{in(1)}$ Logical 1 level input current at J or K	$V_{CC} = \text{Max.}$ $V_{in} = 2.4\text{V}$			40	$\mu\text{A}$
$I_{in(1)}$ Logical 1 level input current at clear or clock	$V_{CC} = \text{Max.}$ $V_{in} = 2.4\text{V}$			80	$\mu\text{A}$
$I_{OS}$ Short-circuit output current †	$V_{CC} = \text{Max.}$ $V_{in} = 0$ $T_A = 25^\circ\text{C}$	-18		-75	mA
$I_{CC}$ Supply current (each flip-flop)	$V_{CC} = 5\text{V}$ $V_{in} = 5\text{V}$		9.5‡		

† Not more than one output should be shorted at a time.

‡ These typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use values specified in "V<sub>CC</sub> MIN/MAX" table above.

SWITCHING CHARACTERISTICS,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ ,  $N = 10$

PARAMETER	TEST FIGURE	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$f_{clock}$ Maximum clock frequency	5	$C_1 = 15\text{pF}$	10	15		MHz
$t_{pd1}$ Propagation delay time to logical 1 level from clear to output	6	$C_1 = 15\text{pF}$		15	50	ns
$t_{pd0}$ Propagation delay time to logical 0 level from clear to output	6	$C_1 = 15\text{pF}$		25	50	ns
$t_{pd1}$ Propagation delay time to logical 1 level from clock to output	5	$C_1 = 15\text{pF}$	10	15	50	ns
$t_{pd0}$ Propagation delay time to logical 0 level from clock to output	5	$C_1 = 15\text{pF}$	10	25	50	ns



S5474J  
N7474J  
S5474A  
N7474A

# DUAL D-TYPE EDGE-TRIGGERED FLIP-FLOP


MAY 1968

## DESCRIPTION

The S5474/N7474 is a monolithic, dual, D-type, edge-triggered flip-flop featuring direct clear and preset inputs and complementary Q and  $\bar{Q}$  outputs. Input information is transferred to the Q output on the positive edge of the clock pulse.

Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive going pulse. After the clock input threshold voltage has been passed, the data input (D) is locked out.


The S5474/N7474 dual flip-flop has the same clocking characteristics as the S5470/N7470 gated (edge-triggered) flip-flop and both are ideally suited for medium- and high-speed applications. The S5474/N7474 can be used at a significant saving in system power dissipation and package count in applications where input gating is not required.



## POSITIVE LOGIC

- Low input to preset sets Q to logical 1
- Low input to clear sets Q to logical 0
- Preset and clear are independent of clock

## SCHEMATIC



## RECOMMENDED OPERATING CONDITIONS

- Width of Clock Pulse,  $t_{p(\text{clock})}$  (See Figure 7) . . .  $\geq 30\text{ns}$
- Width of Preset Pulse,  $t_{p(\text{preset})}$  (See Figure 4) . . .  $\geq 30\text{ns}$
- Width of Clear Pulse,  $t_{p(\text{clear})}$  (See Figure 4) . . .  $\geq 30\text{ns}$

## $V_{CC}$ MIN/MAX.

ELEMENT	MIN.	NOM.	MAX.	UNIT
S5474J, S5474A	4.5	5	5.5	V
N7474J, N7474A	4.75	5	5.25	V

ELECTRICAL CHARACTERISTICS

PARAMETER		TEST CONDITIONS ‡		MIN.	TYP.	MAX.	UNIT
$V_{in(1)}$	Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{Min.}$		2			V
$V_{in(0)}$	Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{Min.}$				0.8	V
$V_{out(1)}$	Logical 1 output voltage	$V_{CC} = \text{Min.}$	$I_{load} = -400\mu\text{A}$	2.4	3.4‡		V
$V_{out(0)}$	Logical 0 output voltage	$V_{CC} = \text{Min.}$	$I_{sink} = 16\text{mA}$		0.18‡	0.4	V
$I_{in(0)}$	Logical 0 level input current at preset or D	$V_{CC} = \text{Max.}$	$V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(0)}$	Logical 0 level input current at clear or clock	$V_{CC} = \text{Max.}$	$V_{in} = 0.4\text{V}$			-3.2	mA
$I_{in(1)}$	Logical 1 level input current at D	$V_{CC} = \text{Max.}$	$V_{in} = 4.5\text{V}$			40	$\mu\text{A}$
$I_{in(1)}$	Logical 1 level input current at preset or clock	$V_{CC} = \text{Max.}$	$V_{in} = 2.4\text{V}$			80	$\mu\text{A}$
$I_{in(1)}$	Logical 1 level input current at clear	$V_{CC} = \text{Max.}$	$V_{in} = 2.4\text{V}$			120	$\mu\text{A}$
$I_{OS}$	Short-circuit output current †	$V_{CC} = \text{Max.}$	$V_{in} = 0$ $T_A = 25^\circ\text{C}$	-18		-75	mA
$I_{CC}$	Supply current (each flip-flop)	$V_{CC} = 5\text{V}$	$V_{in} = 5\text{V}$		14‡		mA

† Not more than one output should be shorted at a time.

‡ These typical values are at  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use values specified in "V<sub>CC</sub> MIN/MAX" table above.

SWITCHING CHARACTERISTICS;  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ ,  $N = 10$

PARAMETER		TEST FIGURE	TEST CONDITIONS	MIN.	TYP.	MAX.	UNIT
$f_{clock}$	Maximum clock frequency	7	$C_1 = 15\text{pF}$	15	25		MHz
$t_{setup}$	Minimum input setup time	7	$C_1 = 15\text{pF}$		15	20	ns
$t_{hold}$	Minimum input hold time	7	$C_1 = 15\text{pF}$		2	5	ns
$t_{pd1}$	Propagation delay time to logical 1 level from clear or preset to output	4	$C_1 = 15\text{pF}$			25	ns
$t_{pd0}$	Propagation delay time to logical 0 level from clear or preset to output	4	$C_1 = 15\text{pF}$			40	ns
$t_{pd1}$	Propagation delay time to logical 1 level from clock to output	7	$C_1 = 15\text{pF}$	10	20	35	ns
$t_{pd0}$	Propagation delay time to logical 0 level from clock to output	7	$C_1 = 15\text{pF}$	10	28	50	ns


**S5475B  
N7475B**

**QUADRUPLE BISTABLE LATCH**

**DESCRIPTION**

The S5474B/N7475B is a monolithic, quadruple, bistable latch with complementary Q and  $\bar{Q}$  outputs. Information Present at a data (D) input is transferred to the Q output when the clock is high, and the Q output will follow the data input as long as the clock remains high. When the clock goes low, the information (that was present at the data input at the time the transition occurred) is retained at the Q output until the clock is permitted to go high.


This latch is ideally suited for use as temporary storage for binary information between processing units and input/output or indicator units.



V<sub>CC</sub> MIN/MAX.

ELEMENT	MIN.	NOM.	MAX.	UNIT
S5475B	4.5	5	5.5	V
N7475B	4.75	5	5.25	V

**SCHEMATIC (EACH LATCH)**



**LOGIC**

TRUTH TABLE (Each Latch)			
t <sub>n</sub>	t <sub>n+1</sub>		
	D	Q	$\bar{Q}$
1	1	0	
0	0	1	

- NOTES: 1. t<sub>n</sub> = bit time before clock pulse.  
2. t<sub>n+1</sub> = bit time after clock pulse.

**ELECTRICAL CHARACTERISTICS**

PARAMETER	TEST CONDITIONS †	MIN.	TYP.	MAX.	UNIT
V <sub>in(1)</sub> Input voltage required to ensure logical 1 level at any input terminal	V <sub>CC</sub> = Min.	2			V
V <sub>in(0)</sub> Input voltage required to ensure logical 0 level at any input terminal	V <sub>CC</sub> = Min.			0.8	V
V <sub>out(1)</sub> Logical 1 output voltage	V <sub>CC</sub> = Min. I <sub>load</sub> = -400μA	2.4			V

**S5475B**  
**N7475B**

**ELECTRICAL CHARACTERISTICS (Continued)**

PARAMETER		TEST CONDITIONS ‡		MIN.	TYP.	MAX.	UNIT
$V_{out(0)}$	Logical 0 output voltage	$V_{cc} = \text{Min.}$	$I_{\text{sink}} = 16\text{mA}$			0.4	V
$I_{in(0)}$	Logical 0 level input current at D	$V_{cc} = \text{Max.}$	$V_{in} = 0.4\text{V}$			-3.2	mA
$I_{in(0)}$	Logical 0 level input current at clock	$V_{cc} = \text{Max.}$	$V_{in} = 0.4\text{V}$			-6.4	mA
$I_{in(1)}$	Logical 1 level input current at D	$V_{cc} = \text{Max.}$	$V_{in} = 2.4\text{V}$			80	$\mu\text{A}$
$I_{in(1)}$	Logical 1 level input current at clock	$V_{cc} = \text{Max.}$	$V_{in} = 2.4\text{V}$			160	$\mu\text{A}$
$I_{OS}$	Short-circuit output current †	$V_{cc} = \text{Max.}$	$V_{out}=0$ $T_A = 25^\circ\text{C}$	-18		-75	mA
$I_{cc}$	Supply current	$V_{cc} = 5\text{V}$	$T_A = 25^\circ\text{C}$		35		mA


† Not more than one output should be shorted at a time.

‡ For conditions shown as MIN or MAX, use values specified in “ $V_{cc}$  MIN/MAX” table above.


**S5476B  
N7476B**

# DUAL J-K MASTER-SLAVE FLIP-FLOP WITH PRESET AND CLEAR

## BASIC CIRCUIT SCHEMATIC



## B PACKAGE



## POSITIVE LOGIC

Low input to preset sets Q to logical 1  
 Low input to clear sets Q to logical 0  
 Clear and preset are independent from clock

## LOGIC

TRUTH TABLE		
$t_n$		$t_{n+1}$
J	K	Q
0	0	$Q_n$
0	1	0
1	0	1
1	1	$\bar{Q}_n$


### Notes:

1.  $t_n$  = Bit time before clock pulse.
2.  $t_{n+1}$  = Bit time after clock pulse.

## DESCRIPTION

The S5476B/N7476B J-K flip-flop is based on the master-slave principle. Inputs to the master section are controlled by the clock pulse. The clock pulse also regulates the state of the coupling transistors which connect the master and slave sections. The sequence of operation is as follows (see Figure 1):

1. Isolate slave from master
2. Enter information from J and K inputs to master
3. Disable J and K inputs
4. Transfer information from master to slave.



## $V_{CC}$ MIN/MAX

ELEMENT	MIN.	NOM.	MAX.	UNIT
S5476B	4.5	5	5.5	V
N5476B	4.75	5	5.25	V

## S5476B/N7476B DUAL J-K MASTER-SLAVE FLIP-FLOP WITH PRESET AND CLEAR

### RECOMMENDED OPERATING CONDITIONS

Width of Clock Pulse, $t_p(\text{clock})$	$\geq 20\text{ns}$
Width of Clear or Preset Pulse	$\geq 25\text{ns}$
Input Setup Time, $t_{\text{setup}}$	$\geq$ Applied Clock Pulse Width
Input Hold Time, $t_{\text{hold}}$	$\geq 0$

**S5476B**  
**N7476B**

ELECTRICAL CHARACTERISTICS

PARAMETER	TEST CONDITIONS ‡	MIN.	TYP.	MAX.	UNIT
$V_{in(1)}$ Input voltage required to ensure logical 1 at any input terminal	$V_{CC} = \text{Min}$	2			V
$V_{in(0)}$ Input voltage required to ensure logical 0 at any input terminal	$V_{CC} = \text{Min.}$			0.8	V
$V_{out(1)}$ Logical 1 output voltage	$V_{CC} = \text{Min.}$ $I_{load} = -400\mu\text{A}$	2.4	3.4‡		V
$V_{out(0)}$ Logical 0 output voltage	$V_{CC} = \text{Min.}$ $I_{sink} = 16\text{mA}$		0.18‡	0.4	V
$I_{in(0)}$ Logical 0 level input current at J or K	$V_{CC} = \text{Max.}$ $V_{in} = 0.4\text{V}$			-1.6	mA
$I_{in(0)}$ Logical 0 level input current at clear, preset, or clock	$V_{CC} = \text{Max.}$ $V_{in} = 0.4\text{V}$			-3.2	mA
$I_{in(1)}$ Logical 1 level input current at J or K	$V_{CC} = \text{Max.}$ $V_{in} = 2.4\text{V}$			40	$\mu\text{A}$
$I_{in(1)}$ Logical 1 level input current at clear, preset, or clock	$V_{CC} = \text{Max.}$ $V_{in} = 2.4\text{V}$			80	$\mu\text{A}$
$I_{OS}$ Short-circuit output current †	$V_{CC} = \text{Max.}$ $V_{in} = 0$ $T_A = 25^\circ\text{C}$	-18		-75	mA
$I_{CC}$ Supply Current (each flip-flop)	$V_{CC} = 5\text{V}$ $V_{in} = 5\text{V}$		8		mA

† Not more than one output should be shorted at a time.

‡ These typical values are at  $V_{CC} = 5\text{V}$ , and  $T_A = 25^\circ\text{C}$ .

‡ For conditions shown as MIN or MAX, use value specified in "V<sub>CC</sub> MIN/MAX" table above.

SWITCHING CHARACTERISTICS,  $V_{CC} = 5\text{V}$ ,  $T_A = 25^\circ\text{C}$ , and  $N = 10$

PARAMETER	TEST CONDITIONS	TEST FIGURE	MIN.	TYP.	MAX.	UNIT
$f_{clock}$ Maximum clock frequency	$C_1 = 15\text{pF}$	5	10	15		MHz
$t_{pd1}$ Propagation delay time to logical 0 level from clear or preset to output	$C_1 = 15\text{pF}$	5		26	50	ns
$t_{pd0}$ Propagation delay time to logical 1 level from clear or preset to output	$C_1 = 15\text{pF}$	5		34	50	ns
$t_{pd1}$ Propagation delay time to logical 1 level from clock to output	$C_1 = 15\text{pF}$	5	10	26	50	ns
$t_{pd0}$ Propagation delay time to logical 0 level from clock to output	$C_1 = 15\text{pF}$	5	10	34	50	ns

**S5491  
N7491**



**8-BIT SHIFT REGISTER**

**DESCRIPTION**

The S5491/N7491 is a monolithic serial-in, serial-out 8-bit shift register utilizing high-speed transistor-transistor logic (TTL) circuits. The shift register, composed of eight R-S master-slave flip-flops, includes input gating and a clock driver. The register is capable of storing and transferring data at clock rates up to 18 MHz while maintaining a typical noise-immunity level of 1 volt. Power dissipation is typically 175 milliwatts, and full fan-out of 10 is available from the outputs.

Single-rail data and input control are gated through inputs A and B and an internal inverter to form the complementary inputs to the first bit of the shift register. Drive for the internal common clock line is provided by an inverting clock driver. Each of the inputs (A, B, and CP) appear as only one TTL input load.

The clock pulse inverter/driver causes the S5491/N7491 to shift information to the output on the positive edge of an input clock pulse, thus enabling the shift-register to be fully compatible with the S5470/N7470 flip-flop and the S5474/N7474 dual D-type flip-flop.



S5491/N7491


TRUTH TABLE		
$t_n$		$t_{n+8}$
A	B	Q
0	0	0
0	1	0
1	0	0
1	1	1

- NOTES: 1.  $t_n$  = bit time before clock pulse.  
2.  $t_{n+8}$  = bit time after 8 clock pulse.

**V<sub>CC</sub> MIN/MAX.**

ELEMENT	MIN.	NOM.	MAX.	UNIT
S5491	4.5	5	5.5	V
N7491	4.75	5	5.25	V

**8-BIT SHIFT REGISTER**



SWITCHING CHARACTERISTICS,  $V_{CC} = 5V$ ,  $T_A = 25^\circ C$  (See Figures 8, 9, and 10)

PARAMETER		MIN.	TYP.	MAX.	UNIT
$f_{max}$	Maximum shift frequency	10	18		MHz
$t_{p(clock)}$	Minimum clock pulse width		18	25	ns
$t_{setup(0)}$	Minimum logical 0 level setup time required at A or B inputs		12	25	ns
$t_{setup(1)}$	Minimum logical 1 level setup time required at A or B inputs		15	25	ns
$t_{hold(0)}$	Logical 0 level hold time required at A or B input †		-15	0	ns
$t_{hold(1)}$	Logical 1 level hold time required at A and B input		-12	0	ns
$t_{pd(1)}$	Propagation delay time to logical 1 level (clock-to-output)		24	40	ns
$t_{pd(0)}$	Propagation delay time to logical 0 level (clock-to-output)		27	40	ns

† When the unused input is at logical 1.

**ELECTRICAL CHARACTERISTICS**



PARAMETER		MIN.	TYP.	MAX.	UNIT
$V_{in(1)}$	Logical 1 input voltage	2			V
$V_{in(0)}$	Logical 0 input voltage			0.8	V
$V_{out(1)}$	Logical 1 output voltage (N = 10)	2.4			V
$V_{out(0)}$	Logical 0 output voltage (N = 10)			0.4	V
$I_{in(1)}$	Logical 1 level input current at any input			40	$\mu A$
$I_{in(0)}$	Logical 0 level input current at any input			-1.6	mA
$I_{OS}$	Short-circuit output current	-18		-55	mA
$I_{CC}$	Supply current ( $T_A = 25^\circ C$ )		35	70	mA





# PARAMETER MEASUREMENT INFORMATION

## SWITCHING CHARACTERISTICS (Continued)





### VOLTAGE WAVEFORMS

NOTES: Input Pulse: Amplitude = 2.6V, P.W. = 200ns,  $t_r = t_f = 5\text{ns}$

Figure 1-B – Gate Propagation Delay Times

# PARAMETER MEASUREMENT INFORMATION

## SWITCHING CHARACTERISTICS (Continued)



NOTES: 1. The generator has the following characteristics:

$$t_0 = t_1 \leq 15\text{ns}, t_p = 0.5\mu\text{s}, \text{PRR} = 1\text{MHz}, Z_{\text{out}} \approx 50\Omega.$$

2. All transistors are 2N2368, selected for an inverse  $\beta$  of  $< 0.1$ .

3. All diodes are 1N916.



$$4. t_{pd} = \frac{t_{pd0} + t_{pd1}}{2}$$

5.  $C_1$  includes probe and jig capacitance.

Figure 2 – Expander Propagation Delay Times

# PARAMETER MEASUREMENT INFORMATION

## SWITCHING CHARACTERISTICS (Continued)




- NOTES: 1. Preset or clear function of the S5470/N7470 can occur only when clock input is low. Gated inputs are inhibited.
2. Clear and preset inputs of the S5474/N7474 dominate regardless regardless of the state of clock or D inputs.
3. All transistors are 2N2368, selected for an inverse  $\beta$  of  $< 0.1$ .
4. All diodes are 1N916.
5.  $C_1$  includes probe and jig capacitance.

Figure 3A — S5470/N7470 and S5474/N7474 Preset/Clear Propagation Delay Times.

# PARAMETER MEASUREMENT INFORMATION

## SWITCHING CHARACTERISTICS (Continued)




NOTES: Clear or preset input pulse characteristics:  
 $V_{in(0)} = 0.4V$ ,  $V_{in(1)} = 2.4V$ ,  $t_0 = 3$  to  $6ns$ ,  
 $t_p = 25ns$  for the S5470/N7474 and  
 $t_p = 30ns$  for S5474/N7474.

Figure 3B – S5470/N7470 and S5474/N7474 Preset/Clear Propagation Delay Times.

# PARAMETER MEASUREMENT INFORMATION


## SWITCHING CHARACTERISTICS (Continued)



TEST CIRCUIT

TEST TABLE					
TEST NO.	TEST	INPUT A	INPUT B	APPLY +2.4V	GND
1	$t_{\text{setup}}$ at J*	J*	None	J1, J2, K1, K2	K*
2	$t_{\text{hold}}$ at J1, J2	None	J1, J2	K1, K2	J* and K*
3	$t_{\text{setup}}$ at K*	K*	None	J1, J2, K1, K2	J*
4	$t_{\text{hold}}$ at K1, K2	None	K1, K2	J1, J2	J* and K*

- NOTES:
1. Clock pulse (see note 3), input A, and input B are used to measure  $t_{\text{setup}}$  and  $t_{\text{hold}}$ .
  2. Clock frequency,  $t_{\text{pd1}}$ , and  $t_{\text{pd0}}$  (from clock to output) are measured in the toggle mode. Hold J = K = logical 1 per truth table and apply clock pulse (see note 3).
  3. Clock pulse characteristics:  $V_{\text{in}(0)} = 0.4\text{V}$ ,  $V_{\text{in}(1)} = 2.4\text{V}$ ,  $t_1 = 15\text{ns}$ ,  $t_p = 20\text{ns}$ , and  $\text{PRR} = 1\text{MHz}$ . When testing  $f_{\text{clock}}$ , vary PRR.
  4. Input pulse characteristics:  $V_{\text{in}(0)} = 0.4\text{V}$ ,  $V_{\text{in}(1)} = 2.4\text{V}$ ,  $t_0 = 3$  to  $6\text{ns}$ .
  5. All transistors are 2N2368, selected for an inverse  $\beta$  of  $< 0.1$ .
  6. All diodes are 1N916.
  7.  $C_1$  includes probe and jig capacitance.




VOLTAGE WAVEFORMS

AW-A-1277


Figure 4 – S5470/N7470 Flip-Flop Switching Times

# PARAMETER MEASUREMENT INFORMATION

## SWITCHING CHARACTERISTICS (Continued)



TEST CIRCUIT



AW-A-1278


- NOTES: 1. Clock, J, and K input pulse characteristics:  
 $V_{in(0)} = 0.4V$ ,  $V_{in(1)} = 2.4V$ ,  $t_1 = t_0 = 15ns$ ,  
 $t_p = 20ns$ , and  $PRR = 1MHz$ . When testing  
 $t_{clock}$ , vary  $PRR$ .  
 2. For the S5472/N7472,  $J = J1 \cdot J2 \cdot J3$   
 and  $K = K1 \cdot K2 \cdot K3$ .  
 3. Gated inputs (shown with dotted lines) are

- for the S5472/N7472 only. The S5473/N7473  
 Dual Flip-Flop has direct J and K inputs and  
 and preset is not available.  
 4. All transistors are 2N2368, selected for an  
 inverse  $\beta$  of  $< 0.1$ .  
 5. All diodes are 1N916.  
 6.  $C_1$  includes probe and jig capacitance.


Figure 5 – S5472/N7472, S5473/N7473, S5476/N7476 Flip-Flop Switching Times

# PARAMETER MEASUREMENT INFORMATION

## SWITCHING CHARACTERISTICS (Continued)



TEST CIRCUIT



AW-A-1279

- NOTES: 1. Clear or preset inputs dominate regardless of the state of clock or J-K inputs.
2. Clear or preset input pulse characteristics:  
 $V_{in(0)} = 0.4V$ ,  $V_{in(1)} = 2.4V$ ,  $t_1 = t_0 = 15ns$ ,  
 $t_{p(clear)} = t_{p(preset)} = 25ns$ , and  $PRR = 1MHz$ .
3. Gated inputs (shown with dotted lines) are for the S5472/N7472 only. The S5473/N7473



- Dual Flip-Flop has direct J and K inputs and preset is not available.
4. All transistors are 2N2368, selected for an inverse  $\beta$  of  $< 0.1$ .
5. All diodes are 1N916.
6.  $C_1$  includes probe and jig capacitance

Figure 6 — S5472/N7472 and S5473/N7473 Preset/Clear Propagation Delay Times



# PARAMETER MEASUREMENT INFORMATION

## SWITCHING CHARACTERISTICS (Continued)




- NOTES: 1. Clock input pulse has the following characteristics:  
 $V_{in(0)} = 0.4V$ ,  $V_{in(1)} = 2.4V$ ,  $t_1 = t_0 = 15ns$ ,  
 $t_p = 30ns$ , and PRR = 1MHz. When testing  $f_{clock}$ , vary PRR.
2. D input (pulse A) is used to measure  $t_{pd1}$  at Q and  $t_{pd0}$  at  $\bar{Q}$ . Pulse B is used to measure  $t_{pd1}$  at  $\bar{Q}$  and  $t_{pd0}$  at Q. D input (pulse A) has the following characteristics:  $t_1 = t_0 = 15ns$ ,  $t_{setup} = 20ns$ ,

- $t_p = 60ns$ , and PRR is 50% of the clock PRR.
- D input (pulse B) has the following characteristics:  
 $t_1 = t_0 = 15ns$ ,  $t_{hold} = 5ns$ ,  $t_p = 60ns$ , and PRR is 50% of the clock PRR.
3. All transistors are 2N2368, selected for an inverse  $\beta$  of  $\leq 0.1$ .
4. All diodes are 1N916.
5.  $C_1$  includes probe and jig capacitance.

Figure 7 — S5474/N7474 Flip-Flop Switching Times


# PARAMETER MEASUREMENT INFORMATION

## SWITCHING CHARACTERISTICS (Continued)




NOTE: The clock-pulse has the following characteristics: PRR = 1MHz and duty cycle = 50%.

Figure 8 - Propagation Delay Times, Voltage Waveforms, for S5491/N7491



NOTES: 1. Each input is tested separately.  
2. Unused input is connected to 2.4V.  
3. The clock-pulse has the following characteristics: PRR = 1MHz and duty cycle = 50%.

Figure 9 - Switching Times Voltage Waveforms




NOTE: Input B is connected to 2.4V.

Figure 10 - Typical Input/Output Waveforms, S5491/N7491

"S" = -55°C to +125°C    "A" = 14-pin dual in-line silicone package (TO-116)    "N" = 0°C to +75°C    "B" = 16-pin dual in-line silicone package  
"J" = 14-pin flat-pak (TO-88)


### J-PACKAGE (TO-88)



#### NOTES:


- (1) Recommended minimum offset before lead bend.
- (2) All leads weldable and solderable.
- (3) All dimensions in inches.
- (4) Lead spacing dimensions apply to this area only.
- (5) Spacing tolerances non-cumulative.
- (6) Thermal resistance from junction to still air,  $\Theta_{JA} = 0.3^\circ\text{C}/\text{mW}$ .

### A-PACKAGE (TO-116)



- NOTES: (1) Lead spacing shall be measured within this zone.  
(2) Molded Plastic Body.  
(3) Kovar Leads.  
(4) Lead spacing tolerances are non-cumulative.

### B-PACKAGE



- (5) Thermal resistance from junction to still air,  $\Theta_{JA} = 0.16^\circ\text{C}/\text{mW}$ .
- (6) Leads shown as positioned by Signetics dual in-line package carrier.
- (7) All dimensions of plastic package exclude molding-caused flash.

# AUTHORIZED SIGNETICS REPRESENTATIVES AND DISTRIBUTORS

## DOMESTIC DISTRIBUTORS AND REPRESENTATIVES

### ALABAMA

Compar Southern, 904 Bob Wallace Ave., Room 114, Huntsville, Alabama  
Phone: (205) 539-8476

### ARIZONA

Compar Rocky Mountain, 84 West 1st Street, Scottsdale, Arizona 85251  
Phone: (602) 947-4336; TWX: (910) 950-1293

### CALIFORNIA

Compar Los Angeles, 434 West Colorado Blvd., Glendale, California 91209  
Phone: (213) 245-1172; TWX: (910) 497-2277

Compar San Francisco, 1817 Bayshore Highway, Burlingame, California 94010  
Phone: (415) 697-6244; TWX: (910) 375-3335

Jack Pyle Company, 1611 Borel Place, San Mateo, California 94402  
Phone: (415) 349-1266; TWX: (710) 374-2354

Wesco Electronics, 2620 E. Walnut Street, Pasadena, California 91107  
Phone: (213) 684-0880; TWX: (910) 588-3274

Wesco Electronics, 3973 East Bayshore Road, Palo Alto, California 94303  
Phone: (405) 968-3475

G. S. Marshall, 2065 Huntington Dr., San Marino, California 91108  
Phone: (213) 684-1530

### COLORADO

Compar Rocky Mountain, 300 East Hampden Ave., Denver (Englewood),  
Colorado 80110  
Phone: (303) 781-0912; TWX: (910) 933-0183

### CONNECTICUT

Compar New England, 2357 Whitney Ave., Hamden, Connecticut 06500  
Phone: (203) 288-9276; TWX: (203) 772-0439

### DISTRICT OF COLUMBIA

(SEE BALTIMORE, MARYLAND)

### FLORIDA

Compar Florida, P. O. Box 13109, Orlando, Florida 32809  
Phone: (305) 855-3964; TWX: (810) 850-0198

Hammond Electronics, 911 W. Central Blvd., Orlando, Florida  
Phone: (305) 241-6601

### ILLINOIS

Compar Midwest, 2 Talcott Road, Suite 32, Park Ridge, Illinois 60068  
Phone: (312) 692-4125

Semiconductor Specialists, Inc., 195 Spangler Avenue, Elmhurst  
Industrial Park, Elmhurst, Illinois  
Phone: (312) 279-1000; TWX: (910) 254-0169

### MARYLAND

Compar Chesapeake, Pikesville Professional Building, 7 Church Lane  
Baltimore, Maryland 21208  
Phone: (301) 484-5400; TWX: (710) 862-0860

Pioneer Standard Electronics, Inc., 1037 Taft St., Rockville, Maryland 20850  
Phone: (301) 427-3300

### MASSACHUSETTS

Compar New England, 88 Needham Street, Newton Highlands,  
Massachusetts 02161  
Phone: (617) 969-7140; TWX: (710) 335-1686

Avnet Electronics Corp. of Mass., 207 Cambridge Street, Burlington,  
Massachusetts 01803  
Phone: (617) 272-3060

### MICHIGAN

Compar Midwest, 21250 10½-Mile Road, Southfield, Michigan 48075  
Phone: (313) 357-5369

### MINNESOTA

Compar Twin Cities, 3925 Monterey Avenue, (P.O. Box 8095)  
Minneapolis, Minnesota 55416  
Phone: (612) 922-7011

### MISSOURI

Compar Midwest, 11734 Lackland Industrial Dr., St. Louis, Missouri 63141  
Phone: (314) 542-3399

Ozark Electronic Marketing, Inc., 2573 Woodson Road, St. Louis, Missouri 63114  
Phone: (314) 423-7200

### NEW JERSEY

Compar Philadelphia, 15 Potter Street, Haddonfield, New Jersey 08033  
Phone: (609) 429-1526; TWX: (710) 896-0679

### NEW MEXICO

Compar Rocky Mountain, 2125 San Mateo, N.E.,  
Albuquerque, New Mexico 87110  
Phone: (505) 265-1020; TWX: (910) 989-1659

### NEW YORK

Compar Albany, 419 Central Avenue, Albany 6, New York 12206  
Phone: (518) 436-8536; TWX: (710) 441-8224

Compar Albany, 530 Verna Drive, Endwell, New York 13760  
Phone: (607) 723-8743

Compar Albany, 104 Spruce Tree Lane, Syracuse, New York 13219  
Phone: (315) 471-3356

Compar New York, 335 Crossways Park Dr., Woodbury, New York 11797  
Phone: (516) 921-9393; TWX: (510) 221-2170

Terminal Hudson Electronics (Distributors), 236 West 17th St.,  
New York, New York 10011  
Phone: (212) 243-5200; TWX: (710) 581-3962

## NORTH CAROLINA

Compar Southern, 1106 Burke St., Winston Salem, North Carolina 27101  
Phone: (919) 724-0750; TWX: (510) 931-3101

## OHIO

Compar Ohio, 19500 Center Ridge, Rocky River, Ohio, or  
P. O. Box 4791, Fairview Park, Ohio 44126  
Phone: (216) 333-4120

Compar Ohio, 16 South Broad Street, Fairborn, Ohio 45324  
Phone: (513) 878-2631

## PENNSYLVANIA

Milgray-Delaware Valley, Inc., 2532 North Broad Street, Philadelphia,  
Pennsylvania 19132  
Phone: (215) 228-2000; TWX: (710) 670-3400

## TEXAS

Compar Southwest, 8609 Northwest Plaza Blvd., Dallas 18, Texas 75225  
Phone: (214) EM 3-1526; TWX: (910) 861-4249

Compar Southwest, 5757 Bellaire Blvd., Room 109, Houston, Texas 77036  
Phone: (713) 667-3420

Universal Electronics, 5723 Savoy, Houston, Texas 77036  
Phone: (713) 781-0421

## WASHINGTON AND OREGON

Compar Northwest, 6133 Maynard Ave., So., Seattle, Washington 98108  
Phone: (206) 763-1711; TWX: (910) 444-2030

Kieruluff Electronics, 5940 6th Ave., So., Seattle, Washington 98108  
Phone: (206) RO 3-1550

## SIGNETICS SALES OFFICES

Eastern Regional Sales Office, 591 North Avenue, Wakefield,  
Massachusetts 01880  
Phone: (617) 245-8200; TWX: (710) 348-6711

Connecticut Sales Office, 131 Hurd Road, Trumbull, Connecticut 06611  
Phone: (203) 268-8010

Upper New York State Sales Office, 11 Maxwell Court, Syracuse, New  
York 13207  
Phone: (315) 469-1072

IBM Sales Office, 1400 Harmony Drive, Larchmont, New York  
Phone: (914) 834-1307

Metropolitan New York Sales Office, 2460 Le Moine Avenue, Fort Lee,  
New Jersey 07024  
Phone: (201) 947-9870

Middle Atlantic Sales Office, 412 Lees Avenue, Collingswood, New  
Jersey 08108, or P.O. Box 254, Collingswood, New Jersey 08108  
Phone: (609) 858-2864

Washington-Baltimore Sales Office, 3973 Wendy Lane, Silver Springs,  
Maryland 20906  
Phone: (301) 946-6030

Southeastern Sales Office, 3267 San Mateo, Clearwater, Florida 33515  
Phone: (813) 726-3734; TWX: (810) 866-0437

Central Regional Sales Office, 4902 Tollview Drive, Rolling Meadows,  
Illinois 60008  
Phone: (312) 259-8300; TWX: (910) 687-0765

Southwest Sales Office, 777 South Central Expressway, Richardson,  
Texas 75080  
Phone: (214) 231-6344

Western Regional Sales Office, 9252 Garden Grove Blvd., Garden Grove,  
California 92641  
Phone: (714) 636-4260; TWX: (910) 594-1456

Beverly Hills Sales Office, 120 South Lasky Drive, Beverly Hills,  
California 90212  
Phone: (213) 272-9421; TWX: (910) 490-2613

Northwestern Sales Office, Suite 4, 705 Veterans Blvd., Redwood City,  
California 94063  
Phone: (415) 369-0333

## SIGNETICS INTERNATIONAL SALES OFFICES

FRANCE, GERMANY, ITALY, BELGIUM, HOLLAND,  
LUXEMBOURG, SPAIN

Sovcor Electronique, 11 Chemin de Ronde, Le Vesinet, (S.-&O.) France

UNITED KINGDOM, IRELAND, SWEDEN, DENMARK, NORWAY,  
SWITZERLAND, AUSTRIA, PORTUGAL

Electrosil Ltd., Lakeside Estate, Colnbrook-By-Pass  
Slough, Buckinghamshire, Great Britain

## AUSTRALIA

Corning, 1202 Plaza Building, Australia Square, Sydney, N.S.W.  
Phone: 27-4318; TWX: "CORNGLAS" Sydney

## CANADA

Corning Glass Works of Canada, Ltd., Leaside Plant, Ontario, Canada  
Phone: (416) 421-1500; TWX: (610) 491-2155

## ISRAEL

Optronix, P.O. Box 195, Ramat-Gan, Israel  
Phone: 724-437

## JAPAN

ASAHI Glass Co., Ltd., Corning Products Sales Dept.  
No. 2, 3-Chome, Marunouchi, Chiyoda-ku, Tokyo, Japan  
Corning International Services, S.A., 15-1, Nishi-shimbashi  
1-Chome, Minato-ku, Tokyo, Japan



**SIGNETICS CORPORATION • 811 EAST ARQUES AVENUE, SUNNYVALE, CALIFORNIA 94086 • TEL: (408) 739-7700 • TWX: (910) 399-9220**